# International TOR Rectifier

Data Sheet No. PD60161-N

IR2108(4)(S)

#### HALF-BRIDGE DRIVER


#### **Features**

- Floating channel designed for bootstrap operation Fully operational to +600V Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout for both channels
- 3.3V, 5V and 15V input logic compatible
- Cross-conduction prevention logic
- Matched propagation delay for both channels
- High side output in phase with HIN input
- Low side output out of phase with LIN input
- Logic and power ground +/- 5V offset.
- Internal 540ns dead-time, and programmable up to 5us with one external R<sub>DT</sub> resistor (IR21084)
- Lower di/dt gate driver for better noise immunity

#### **Description**

The IR2108(4)(S) are high voltage, high speed power MOSFET and IGBT drivers with dependent high and low side referenced output channels. Pro-

## **Packages**




### 2106/2301//2108//2109/2302 Feature Comparison

	Part	Input logic	Cross- conduction prevention logic	Dead·Time	Ground Pins	Ton/Toff	
2	2106/2301	HIN/LIN	no	none	COM	220/200	
L	21064	,			VSS/COM		
Г	2108	HINLIN	yes	Internal 540ns	COM	220/200	
	21084	111142114	yes	Programmable 0.54~5us	VSS/COM	220/200	
2	2109/2302	IN/SD	ves	Internal 540ns		750/200	
	21094	IIV/OD yes		Programmable 0.54~5µs	VSS/COM	730/200	

prietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 volts.

#### **Typical Connection**



#### **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition		Min.	Max.	Units
V <sub>B</sub>	High side floating absolute voltage	-0.3	625		
Vs	High side floating supply offset voltage	V <sub>B</sub> - 25	V <sub>B</sub> + 0.3		
V <sub>HO</sub>	High side floating output voltage		V <sub>S</sub> - 0.3	V <sub>B</sub> + 0.3	
V <sub>CC</sub>	Low side and logic fixed supply voltage		-0.3	25	
V <sub>LO</sub>	Low side output voltage		-0.3	V <sub>CC</sub> + 0.3	V
DT	Programmable dead-time pin voltage (IR21	084 only)	V <sub>SS</sub> - 0.3	V <sub>CC</sub> + 0.3	
V <sub>IN</sub>	Logic input voltage (HIN & LIN)		V <sub>SS</sub> - 0.3	V <sub>CC</sub> + 0.3	
V <sub>SS</sub>	Logic ground (IR21084 only)	V <sub>CC</sub> - 25	V <sub>CC</sub> + 0.3		
dV <sub>S</sub> /dt	Allowable offset supply voltage transient		_	50	V/ns
P <sub>D</sub>	Package power dissipation @ T <sub>A</sub> ≤ +25°C	(8 lead PDIP)	_	1.0	
		(8 lead SOIC)	_	0.625	
		(14 lead PDIP)	_	1.6	W
		(14 lead SOIC)	_	1.0	
Rth <sub>JA</sub>	Thermal resistance, junction to ambient	(8 lead PDIP)	_	125	
		(8 lead SOIC)	_	200	
		(14 lead PDIP)	_	75	°C/W
		(14 lead SOIC)	_	120	
TJ	Junction temperature		_	150	
TS	Storage temperature		-50	150	°C
TL	Lead temperature (soldering, 10 seconds)			300	

#### **Recommended Operating Conditions**

The Input/Output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The  $V_S$  and  $V_{SS}$  offset rating are tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units	
VB	High side floating supply absolute voltage		V <sub>S</sub> + 10	V <sub>S</sub> + 20	
Vs	High side floating supply offset voltage		Note 1	600	
VHO	High side floating output voltage		Vs	V <sub>B</sub>	
Vcc	Low side and logic fixed supply voltage	10	20		
V <sub>LO</sub>	Low side output voltage		0	Vcc	V
V <sub>IN</sub>	Logic input voltage	IR2108	COM	Vcc	
		IR21084	V <sub>SS</sub>	V <sub>C</sub> C	
DT	Programmable dead-time pin voltage (IR21084 onl	V <sub>SS</sub>	Vcc		
Vss	Logic ground (IR21084 only)	-5	5	00	
T <sub>A</sub>	Ambient temperature	-40	125	°C	

Note 1: Logic operational for  $V_S$  of -5 to +600V. Logic state held for  $V_S$  of -5V to -V<sub>BS</sub>. (Please refer to the Design Tip DT97-3 for more details).

#### **Dynamic Electrical Characteristics**

 $V_{BIAS}$  (V<sub>CC</sub>, V<sub>BS</sub>) = 15V, V<sub>SS</sub> = COM, C<sub>L</sub> = 1000 pF, T<sub>A</sub> = 25°C, DT = VSS unless otherwise specified.

Symbol	Definition		Тур.	Max.	Units	<b>Test Conditions</b>
ton	Turn-on propagation delay	_	220	300		Vs = 0V
toff	Turn-off propagation delay	_	200	280		V <sub>S</sub> = 0V or 600V
MT	Delay matching   ton - toff		0	30		
tr	Turn-on rise time	_	150	220	nsec	Vs = 0V
tf	Turn-off fall time	_	50	80	·	V <sub>S</sub> = 0V
DT	Deadtime: LO turn-off to HO turn-on(DTLO-HO) &	400	540	680	·	RDT= 0
	HO turn-off to LO turn-on (DTHO-LO)		5	6	usec	RDT = 200k (IR21084)
MDT	Deadtime matching = DTLO-HO - DTHO-LO	_	0	60	nsec	RDT=0
	·	_	0	600	11000	RDT = 200k (IR21084)

#### **Static Electrical Characteristics**

 $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 15V,  $V_{SS}$  = COM, DT=  $V_{SS}$  and  $T_A$  = 25°C unless otherwise specified. The  $V_{IL}$ ,  $V_{IH}$  and  $I_{IN}$  parameters are referenced to  $V_{SS}$ /COM and are applicable to the respective input leads: HIN and LIN. The  $V_O$ ,  $I_O$  and Ron parameters are referenced to COM and are applicable to the respective output leads: HO and LO.


Symbol	Definition		Тур.	Max.	Units	<b>Test Conditions</b>
V <sub>IH</sub>	Logic "1" input voltage for HIN & logic "0" for LIN	2.9	_	_		V <sub>CC</sub> = 10V to 20V
V <sub>IL</sub>	Logic "0" input voltage for HIN & logic "1" for LIN		_	0.8	V	V <sub>CC</sub> = 10V to 20V
VoH	High level output voltage, V <sub>BIAS</sub> - V <sub>O</sub>	_	0.8	1.4	V	I <sub>O</sub> = 20 mA
V <sub>OL</sub>	Low level output voltage, VO	_	0.3	0.6		I <sub>O</sub> = 20 mA
I <sub>LK</sub>	Offset supply leakage current	_	_	50		$V_{B} = V_{S} = 600V$
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> supply current	20	60	150	μΑ	V <sub>IN</sub> = 0V or 5V
IQCC	Quiescent V <sub>CC</sub> supply current	0.4	1.0	1.6	mA	V <sub>IN</sub> = 0V or 5V
						RDT=0
I <sub>IN+</sub>	Logic "1" input bias current		5	20		HIN = 5V, LIN = 0V
I <sub>IN-</sub>	Logic "0" input bias current		1	2	μA	HIN = 0V, LIN = 5V
V <sub>CCUV+</sub>	V <sub>CC</sub> and V <sub>BS</sub> supply undervoltage positive going	8.0	8.9	9.8		
V <sub>BSUV+</sub>	threshold					
V <sub>CCUV</sub> -	V <sub>CC</sub> and V <sub>BS</sub> supply undervoltage negative going	7.4	8.2	9.0		
V <sub>BSUV</sub> -	threshold				V	
VCCUVH	Hysteresis	0.3	0.7	_		
V <sub>BSUVH</sub>						
I <sub>O+</sub>	Output high short circuit pulsed current	120	200	_		$V_O = 0V$ ,
					mA	PW ≤ 10 µs
I <sub>O-</sub>	Output low short circuit pulsed current		350	_	111/5	$V_0 = 15V$ ,
						PW ≤ 10 µs


# IR2108(4) (S)

International

TOR Rectifier

# **Functional Block Diagram**








#### **Lead Definitions**


Symbol	Description		
HIN	Logic input for high side gate driver output (HO), in phase (referenced to COM for IR2108		
	VSS for IR21084)		
LIN	Logic input for low side gate driver output (LO), out of phase (referenced to COM for IR2108		
	and VSS for IR21084)		
DT	Programmable dead-time lead, referenced to VSS. (IR21084 only)		
VSS	Logic Ground (21084 only)		
V <sub>B</sub>	High side floating supply		
НО	High side gate driver output		
Vs	High side floating supply return		
V <sub>C</sub> C	Low side and logic fixed supply		
LO	Low side gate driver output		
COM	Low side return		

#### **Lead Assignments**










50%

50%

toff

10%

Figure 2. Switching 190% Wavef 00% Definitions







Figure 3. Deadtime Waveform Definitions


6 www.irf.com


HIN

HO ·

#### **Case outlines**







International

IOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas Street, El Segundo, California 90245 Tel: (310) 252-7105

Data and specifications subject to change without notice. 2/25/2002